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AajTRAcT 
A Josephson Analog-to-Digital (A/D) converter which employs 
Self-Gating-AND  (SGA) circuits as comparators has been 
designed  and experimentally  investigated. A functional 
description of the SGA is  presented  and  the design of a four-bit 
A/D converter is described.  Hih-speed  measurements 
demonstrate four-bit  quantization of 280 MHz sinusiodal inputs, 
and three-bit quantization of 499 MHz inputs at a 1.0 GHz 
conversion  rate. 
Introduction 
The periodic  threshold  characteristic of a previously 
reported 1:Zl split-fed three-junction superconducting quan- 
tum interference device (SQUID) is ideal  for use in analog-to- 
digital conversion[l, 21. This paper will discuss an SGA com- 
parator using this SQUID and will examine the  most  important 
feature of this circuit  namely a  very  short  aperture  time. An 
A / n  converter  implemented using this  comparator will be 
shown and  experimental  results  presented. 
The SGA Comparator 
At the heart of a high-speed A/D converter are latching 















Fig. 1 Self-Gating-AND (SGA) Comparator  Schematic Diagram. 
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gle  decision  threshold are used,  resulting  in a total  comparator 
count of 2"-1, where  n is the resolution  in  bits. The SGA[3] is a 
circuit  that exploits the periodic characteristic of a SQUID to 
enable  more  thresholds  per  comparator,  and  hence  fewer  com- 
parators  per  converter. An SGA is shown schematically  in Ti. 
1. 
The SGA consists of two  L2:1 SQUIDS and two current 
injection- logic (CIL) gates[4]  in a cross-coupled  configuration. 
The analog input supplies current to the control line of S1 
while the  control line of 52 is fed by a de reference current. 
The gate  current  to  both S1 and 52 is a clock waveform with a 
fast rising  edge.  Before  the  clock  rises,  all  Josephson  junctions 
are in the  superconducting  state. As the clock current 
increases,  the  critical  current of either S1 or S2 will be 
reached  first,  depending  on  the analog input at that time. This 
dependence is shown in Fig. 2. Here if the analog input is in 
any of the regions  marked "1" the  critical  current of S1 will be 
reached first. If the analog input is  in  any of the  regions 
marked "0" the  critical  current of SZ will be reached first. If 
the  critical  current of S1 is reached  first,  it switches to  the vol- 
tage state, thus diverting current into C 1  and out of C2.  CIL 
circuits  act  as AND logic gates. switching to  the voltage state 
only if both  inputs have current flowing into  them. This is now 
the case  for C1, which then  switches  to  the voltage state. This 
causes a break  in  the superconducting path from the  gate of 
SZ t o  ground, thereby reducing the gate current of S2 and 
preventing it  from switching. The result i s  M 2 mV at the TRUE 
output  port  and  zero'voltage at the COMPLEMENT output  port. 
In the  case where  the  critical  current of 52 is reached  first,  the 
situation is reversed  and a positive  voltage appears at the COM- 
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Fig. 2 SGA Input/Output Characteristic with Input and Refer- 
ence SQUID Thresholds  indicated. 
Thus the SGA acts  as a comparator with a periodic  thres- 
hold characteristic. Notice that  the SGA comparator  evaluates 
the analog input only on the rising edge'of the clock. This  is 
due  to  simultaneous  transfer of current from one CIL gate  to 
the other when S1 or s2 switches and gives the circuit an 
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edge-triggered nature. Hence this circuit can quantize very .moves across more than one quantization level during this 
fast-moving  signals i f  the  clock  has  a  fast rising edge and dev- time the LSB(s) of the conversion may be in error. Alterna- 
ice switching  times are  kept  short. tively, analog input bandwidth determines the maximum full 
amplitude  sinusoidal  input that  can be accurately  quantized  to 
An SGA-Based A/D Converter full  resolution.  Aperture  time -rap and analog input bandwidth 
periodic  depen ence on the analog input  to the  convert r. 1. 
This dependence is the  same  as  that of a single SGA cornpara- 
The individual  output  bits of an A/n converter  have a "i are for a given by 
TbP= - 
&BW, 
tor so an n-bit A/D converter  can be made using only n SGA 
comparators, one for each bit[5]. This compares favorably to 
the  comparators  necessary  in  a conventional  design. The 
namber of periods  used  for a particular  bit is a  function of the 
signiflcance of the  bit. 
Conventional A/D converters  usually have a  natural  binary 
output scheme where the MSB goes through one complete 
cycle as the analog input goes from minimum (all zeros) to 
maximum  (all  ones).  Each  subsequent  output  bit  contains 
twice as many cycles as its immediate superior with the LSB 
containing 2"-' cycles Eor an n-bit  converter. %LS sequence  is 
shown in Fig. 3a. The difPiculty in apply*mg this scheme to an 
SGA type A/D converter  is  that  transitions  in  output  bits  coin- 
cide. Small  offset or  gain  errors in SGA characteristics would 
cause large conversion errors since changing the value of a 
single output bit a t  a point where transitions coincide can 
correspond to  a digital  vdue  far from the  desired value. 




.I-- ; u 
# a , -  .2 
0 2 4 6 0 1 0 1 2 1 4 1 6  0 2 4 6 8 1Oi21416 
Fig. 3 A/D Converter  Input/Output  Sequences; (a) Natural 
Binary (b) Gray Code. 
By shifting the  output bit periods  appropriately,  a 
sequence can be obtained that avoids any coincident transi- 
tions. This results  in a Gray-coded  output  sequence  as  the  ana- 
log input  goes  from  minimum to maximum  value as shown in 
Fig. 3b. The salient feature of a Gray code sequence is that 
only one bit changes at  a  time,  thereby  eliminating  the  prob- 
lem of large  errors  in  close  proximity  to a decision  threshold. 
To achieve the  appropriate  relationship  between  the  n  bits 
of an A/D converter,  the  analog  signal is  fed  into  a  binary  resis- 
tive  divider  producing n outputs., The amplitude of each  output 
is half that of its  immediate  superior. The largest  signal is fed 
into the  LSB SGA causing  it  to  cover 2n-2 cycles. The smallest 
signal  is  fed  into to MSB SGA causing  it  to  cover H cycle. This 
naturally  arranges  the  output  cycles  into  a Gray code 
sequence. 
All results  presented in the  testing  section of this  paper 
use this Gray code scheme. If natural binary output code is 
desired,  additional  combinational logic circuitry  can be 
included[6,7]. 
HighrSpeed considerations 
In order t o  achieve  high-speed  quantization of fast-moving 
inputs, several additional constraints are placed on the con- 
verter design. An important  constraint  is  the  aperture  time of 
the basic comparator elements. Aperture time is the window 
in time over which the analog input is evaluated. If the input 
For a four-bit A/D converter with BW-, = 500 MHz, T & ~  W 40 ps. 
Another  consideration is the problem of signal/clock syn- 
chronism. The comparator  elements  must all evaluate the 
input  simultaneously. Small on-chip  delays  on the  order of T, 
will cause errors in the LSB(s). The solution is to match  the 
delays in clock and signal path to each comparator element. 
This can be o€ considerable  difficulty in conventional A/D con- 
verters with the  large  number of comparator  elements 
involved. This problem is avoided by the SGA A/D converter 
due to  reduced  comparators  count.  Another  advantage of the 
low comparator  count is that  input  capacitance is  minimized, 
easing the difficulty of driving the  input with high frequency 
signals. 
Test System 
A four-hit A/D converter was fabricated using a  standard 
Pb-alloy process. A block  diagram of the  chip  layout  is shown 
~ in Fig. 4. In order to demonstrate a high sampling rate and 
short aperture time, a primary set of  SGA comparators is 
clocked with a 1.0 GHz sine wave.  Following this  is  an  identical 
set of SGA comparators  that  act as latches. These secondary 
latches  are  clocked with a divided version of the  primary  clock 
yielding at  their  output  one  conversion  result  out of every N (N 
is 32 or 64 in all results  presented  here). This testing  scheme 
Fully exercises the converter while avoiding the difficulty of 
processing  outputs a t  one  gigasample/second with room  tem- 
perature  electronics. 
is h a t i o n  of is Duration of 
Canparator Clock Sampler Clock 
a. 4 Four-Bit Josephson A / D  Converter Block Dkgram with 
Resistive Divider Network, and  Output  Latches Shown. 
As shown in Fig. 5, the testing  system  consists of an analog 
signal  source, a 1.0 GHz clock  source to establish  the  sampling 
rate,.  a division circuit  to  provide  the  secondary  clock,  and a 
waveform reconstruction circuit. Note that for each -of the 
three  high  frequency  inputs, a complementary  version  is  gen- 
erated  and  transmitted to the chip.  These  complement  signals 
are  terminated  to  the  chip  ground  plane  to  provide  cancella- 
tion of unwanted inter€erence due to  common ground induc- 
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Fig. 5 A/D Converter  Test  System. 
tance  present in  our  chip  holder. 
Following conversion, the  output bits  are  processed with a 
bank of amplifier/limiters. The amplifiers provide signal gain 
and limit the bandwidth to reduce errors due to out-of-band 
noise. The limiters have an adjustable decision level e n a b l i i  
accurate reception of the output bits. The resulting parallel 
.data  sequence is stored  in a cyclically addressed RAM circuit 
allowing analysis of a large number of samples. The output 
from  the RAM is decoded  from Gray code  into  natural  binary 
and  converted  back  to a multi-level  analog form with a dGital- 
to-analog'converter. 
To determine  the analog  input  bandwidth of the  converter. 
a beat frequency test was performed. This test consists Of 
sampling a sinusoid of frequency (Mfe/N)+Af where fc is the 
primary sampling rate, N is the division integer, M is a multi- 
plying integer  and Af is a small  frequency offset. The result of 
sampling  this  input  is a relatively low frequency  beat  between 
the input and the secondary clock rate. This beat  has a fre- 
quency of Af Hz.  For example N = 32, M = 9. fs = 1.0 GHz and Af 
= 1.0 MHz yields an input  frequency of 280.25 MHz. This input 
is sampled  about 3.5 times  per cycle  with  every 32nd sample 
being latched. and brought out of the dewar. These samples 
trace  out  the input  sinusoid with a 1.0 MHz repetition  rate. 
Experimental Resuits 
A four-bit converter was tested  for functionality at a clock 
rate of 1.0 GHz with N = 64, resulting in approximately 16 
megasamples per second. The input frequency was 1.0 MHz. 
Figure 6 shows the  resulting Gray-coded output  bits along with 
the  reconstructed waveform.  The reconstruction  is monotonic, 
thus  demonstrating good  alignment  and  periodicity of ,dl out- 
put  bits. This  verifies operation of all four  input SGA compara- 
tors at a high  conversion rate  and also demonstrates working 
output  latches. 
To measure  input bandwidth the  beat  frequency  test 
described in the previous section was performed. Here the 
clock  remains a t  1.0 GHz with N = 32 yielding 31.25 megasam- 
ples per second. An analog input  frequency of 280.25 MHz was 
Fig. 6 Quantization of a Sine Wave, (trace 1) Reconstructed 
Waveform, (traces 2-5) Gray-Coded outputs MSB to LSB respec- 
tively. Input = 1.0 MHz, Conversion Rate = 1.0 GHz, N = M .  
used giving a low i'requency beat of 1.0 MHz between the 
divided  clock and  the analog  input. The result, shown in Fig. 7, 
is for a chip different from  the  one  used  to  obtain Fig. 6. The 
output  bit  patterns,  though qualitatively correct  do  not  decode 
to a monotonic waveform. We believe this is due to a flaw in 
the resistive divider network used to distribute signal to  the 
four SGA's. Also notice an error in the second MSB pattern. 
This and  others like it were  not  stationary  in  the  output  pat- 
tern  and  are  due  to n ise in the  measurement. 
To verify that the nonmonotonicity is due to fabrication 
defects and not to high frequency effects, a low frequency 
input was quantized. Shown in Fig. 8 is  the  output with a 500 
kHz analog input. A symetrical nonmonotonic sequence the 
same as that of the 280.25 MHz result is present. This indi- 
cates that the four comparators are performing the same up 
to 280.25 MHz. 
Theoretically, as input frequency is increased resolution 
will decrease as the LSBs fail to operate. A measurement of 
this effect is shown in Fig. .9 where the analog input  frequency 
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Fig. 7 Quantization of a Sine Wave, (trace 1) Recnnatructed 
Waveform, (traces 2-5)  Gray-Coded outputs MSB to LSB respec- 
tively. Input = 280.25 MHz, Conversion Rate = 1.0 GHz,  N=32. 
Fig. 8 Quantization of a Sine Wave, (trace 1) Reconstructed 
Waveform, (traces 2-5)  Gray-Coded outputs MSB to  LSB respec-’ 
tively. Input = 500  kHz,  Conversion Rate = 1.0 GHz, N=32. 
Fig. 9 Quantization of a Sine Wave, (trace I.) Reconstructed 
Waveform, (traces 2-5)  Gray-Coded outputs MSB to LSB respec- 
tively. Input = 499 MHz, Conversion Rate = 1.0 GHz, N=32. 
Conclusion 
We have  designed,  fabricated,  and  tested  four-bit A/D con- 
verters using SGA circuits as latching comparator elements. 
These circuits have been  tested with high frequency  inputs at 
conversion rates of one  gigasample/second. These results 
represent first attempts and are therefore preliminary. With 
improvements  in  our  testing  apparatus  and  refinements  in  our 
design we expect to increase the resolution, conversion rate 
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